that was then. now, high-end chips are reaching 4,3,2 nm. power savings aren't t... | Hacker News

Hacker Newsnew | past | comments | ask | show | jobs | submit

		knowitnone3 6 days ago \| parent \| context \| favorite \| on: IBM CEO says there is 'no way' spending on AI data... that was then. now, high-end chips are reaching 4,3,2 nm. power savings aren't that high anymore. what's the power saving going from 4 to 2nm?

monster_truck 6 days ago [–]

+5-20% clockspeed at 5-25% lower voltages (which has been and continues to be the trend) add up quick from gen to gen, nevermind density or ipc gains.

baq 6 days ago | [–]

We can’t really go lower on voltage anymore without a very significant change in the materials used. Silicon band gap yadda yadda.

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact